

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/349,232	07/08/1999	SHINJI OHSAWA	0039-7280-2S	6336
22850	7590 05/20/3	004	EXAMINER	
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.			HARRIS, TIA M	
	1940 DUKE STREET ALEXANDRIA, VA 22314		ART UNIT	PAPER NUMBER
	,		2615	

DATE MAILED: 05/20/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
. Office Action Summers	09/349,232	OHSAWA ET AL.			
Office Action Summary	Examiner	Art Unit			
The MAILING DATE of this communication	Tia M Harris	2615			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
 1) Responsive to communication(s) filed on 21 April 2004. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. 					
Disposition of Claims					
4) ☐ Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-20 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or					
Application Papers					
9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction of the original than the correction of the original than the correction of the correction of the original than the correction of the correcti	epted or b) objected to by the liderawing(s) be held in abeyance. See ion is required if the drawing(s) is object.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal F 6) Other:				

Art Unit: 2615

DETAILED ACTION

The applicant's amendments to claims 2-6, 8-11, 15-18 and 20 have overcome the 112, 2nd paragraph rejection of the previous office action. Therefore, the rejection is withdrawn.

Response to Arguments

1. Applicant's arguments, see page 9, lines 8-22, filed 4/21/04, with respect to claims 1, 7 and 14 have been fully considered and are persuasive. The rejection of claims 1, 7 and 14 has been withdrawn.

Applicant argues that Drawing 1 of Miyazaki (6130712) does not disclose a solid state image sensor device having at least two of the vertical signal lines in the optical black pixel regions directly connected with each other. Examiner acknowledges the inadvertent reference to Drawing 1 in Miyazaki, and instead relies on the teaching of Drawing 3 of Miyazaki, in which Applicant acknowledges the teaching of a solid state image sensor device having at least two of the vertical signal lines in the optical black pixel regions directly connected with each other when transistors (5) are simultaneously turned on (see Applicant's Remarks filed 10/30/03, page 14, lines 21-22). Although this condition exists only when the transistors (5) are turned on, the claim language is too broadly written to distinguish over Miyazaki. Due to the unintentional reference of the Examiner to Drawing 1 of the previous office action, the finality of that office action is withdrawn and a new Final Rejection is set forth herein.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2615

3. Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art (in regards to Figure 10) in view of Miyazaki (JP 09-331420).

(Claim 1) Applicant's admitted prior art discloses a solid state image sensor device (see fig 10) comprising an image sensing cell array portion (1) including a plurality of unit cells (13) of voltage read-out type, the unit cells being arranged in a matrix form on a semiconductor substrate (see fig 10), the image sensing cell array portion having a photosensitive pixel region (composed of photosensitive pixels (13)) and an optical black pixel region (composed of optical black pixels (13')), the unit cells of the photosensitive pixel region for sensing an image (pg 3, lines 2-3), and the unit cells of the optical black pixel region for defining an optical black level (pg 3, lines 14-17), a selecting circuit (2) configured to select the unit cells of the image sensing cell array portion in a unit of one horizontal line of the image sensing cell array portion, and a plurality of vertical signal lines (18) on which signals are read out from the unit cells selected by the selecting circuit. The admitted prior art does not specifically disclose at least two of the vertical signal lines in the optical black pixel regions being directly connected with each other.

Miyazaki discloses a solid-state image pickup device that at least two of the vertical signal lines in the optical black pixel regions being directly connected with each other (see Drawing 3). This is done in order to equalize pixel output and reduce random noise (section 0018).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to directly connect at least of the vertical signal lines in the optical black pixel region disclosed in the Applicant's admitted prior art, in the manner taught by Miyazaki, in order to equalize pixel output and reduce random noise.

Art Unit: 2615

(Claim 2) Miyazaki further discloses the solid-state image sensor device wherein at least one of the vertical signal lines in the optical black pixel region is excluded from being short-circuited with the at least two vertical signal lines by a wiring (section 0029).

(Claim 3) Miyazaki further discloses the solid-state image sensor device wherein at least one of the vertical signal lines in the optical black pixel region, which is at the side of the photosensitive pixel region, is excluded from being short-circuited with the at least two vertical signal lines by a wiring (section 0029).

(Claim 4) Miyazaki further discloses the solid-state image sensor device wherein at least one of the vertical signal lines in the optical black pixel region, which is at the opposite side of the photosensitive pixel region, is excluded from being short-circuited with the at least two vertical signal lines by a wiring (section 0029).

(Claim 5) Miyazaki further discloses the solid-state image sensor device wherein at least one of the vertical signal lines in the optical black pixel region, which is at the side of the photosensitive pixel region, is excluded from being short-circuited with the at least two vertical signal lines by a wiring, and wherein at least one of the vertical signal lines in the optical black pixel region, which is at the opposite side of the photosensitive pixel region, is excluded from being short-circuited with the at least two vertical signal lines by a wiring (section 0029).

(Claim 6) Miyazaki further discloses the solid-state image sensor device wherein a wiring causes levels of the readout signals of the at least two vertical signal lines to be averaged (section 0017).

4. Claims 7-11, 13-18 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miyazaki in view of Shimoyama (5355164).

(Claims 7 and 14) Miyazaki discloses a solid-state image sensor device as discussed above with reference to claim 1. Miyazaki does not specifically disclose the image sensing cell



Art Unit: 2615

array portion has a plurality of optical black pixel regions having optical black levels different from each other.

Shimoyama discloses a method and apparatus of correcting image read signals by removing the influence of dark current therefrom. This method and apparatus can be configured for a linear sensing device or area-sensing device (col 5, lines 12-16). Shimoyama discloses the image sensing cell area has a plurality of optical black pixel regions (BC, DC).

It would have been obvious to one having ordinary skill in the art at the time the invention was made that the image sensing array disclosed by Miyazaki would include a plurality of optical black pixel regions, in the manner taught by Shimoyama which is a common configuration of sensors used in detecting and removing the influence of dark current.

(Claims 8 and 15) See the rejection of claim 2 above.

(Claims 9 and 16) See the rejection of claim 3 above.

(Claims 10 and 17) See the rejection of claim 4 above.

(Claims 11 and 18) See the rejection of claim 5 above.

(Claims 13 and 20) See the rejection of claim 6 above.

5. Claims 12 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Miyazaki in view of Shimoyama as applied to claim 7 above, and further in view of Matsunaga (US 6239839 B1).

Miyazaki in view of Shimoyama discloses a solid-state image sensor device as discussed above. Shimoyama further discloses the sensor comprises at least two optical black pixel regions (BC, DC), the unit cells of one (DC) of which includes a photoelectric conversion element and the unit cells of the other (BC) of which includes no photoelectric conversion element (col 3, lines 45-63). Shimoyama does not specifically disclose the photoelectric conversion elements are PN diodes. However, it is notoriously well known in the art for

Art Unit: 2615

photoelectric conversion elements to be configured as PN junction diodes as taught by Matsunaga (col 8, lines 53-58; col 10, lines 13-29). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made that photoelectric conversion elements disclosed by Shimoyama would be pn junction diodes, as taught by Matsunaga which is a notoriously well known configuration for photoelectric conversion elements.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tia M Harris whose telephone number is 703-305-4807. The examiner can normally be reached on M-F 8:30 am - 6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Andrew Christensen can be reached on 703-308-9644. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

tmh TMH 5/20/04

ANDREW CHRISTENSEN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600